A Quantum Computer Architecture Perspective: Executing Quantum Applications on Real Quantum Processors

Carmen G. Almudever QuTech and Q&CE department Delft University of Technology

RITphotonics for Quantum.2 July 6, 2020









TU Delft and QuTech







QuTech



QuTech: FT QC roadmap





Fault tolerant QC roadmap



The Fault-Tolerant Quantum Computing roadmap aims for a full-stack scalable quantum computing system, including the qubit circuits, the control electronics, and the software layers such as compilers. The approach to achieve fault tolerance is based on quantum error correction, in which information is encoded redundantly enabling error detection without destroying quantum data. The qubit hardware systems are electron spins in quantum dots and superconducting quantum circuits.

Close collaboration with Intel Corporation since 2015 https://qutech.nl







A quantum computer is not (is)

- It is not a replacement for classical computers
- It is an in-memory-computing device
- It is a co-processor in a (heterogeneous) multi-core architecture



X. Fu et. al, "eQASM: An Executable Quantum Instruction Set Architecture", IEEE International Symposium on High Performance Computer Architecture (HPCA), 2019.

Riesebos, L., et al. "Quantum Accelerated Computer Architectures." 2019 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2019.







Majoranas (Microsoft)

11111



Where is QC now?

Coherence times and gate error rates

EXHIBIT 7 | Overview of Leading Quantum Computing Technologies During the NISQ Era



The Next decade in Quantum Computing – And How to Play

https://www.bcg.com/publications/2018/next-decade-quantum-computing-how-play.aspx

JDelft





Where is QC now?



The Next decade in Quantum Computing – And How to Play https://www.bcg.com/publications/2018/next-decade-quantum-computing-how-play.aspx







Circuit-based quantum computer









Circuit-based quantum computer



K. Khammassi et al. OpenQL: A portable quantum programming framework for quantum accelerators. *arXiv preprint arXiv:2005.13283*, 2020.







Full-stack implementation

Ground floor











Quantum inspire

- Quantum Inspire - By QuTech

A My QI Knowledge base About Contact

The multi hardware Quantum **Technology platform**

Run your own quantum algorithms on one of our simulators or hardware backends and experience the possibilities of quantum computing. Find out more below or get started immediately.

Get started

Spin-2



TUDelft

Backend status: Fridge temperature: Last calibration date: 5/23/ Learn more ∠



Starmon-5

Backend status: 27mK Fridge temperature: Last calibration date: 7/1/2020 - 1:17:12 PM Learn more ビ

antum.2

T1 (µs) Finit (%) FR/O (%) T2e (µs) F1q (%) F2q (%) α0 q2 q3 q4

ritphotonics

for



QX single-node simulator

Backend status:	🔵 Idle
Number of simulate	d qubits: 26
Available memory:	4GB
Host:	QuTech Delft

Learn more ∠





Full-stack challenges

- Quantum devices: enhancing coherence, operation fidelity and scalability
- **Control electronics**: Place classical control electronics at cryogenic temperatures.
- SW-HW co-design: programming languages, compilers, instruction set architecture and microarchitecture, hybrid classical-quantum computing paradigm

Compilation (mapping) of quantum circuits in NISQ devices

C. G. Almudever et al. "The engineering challenges in quantum computing." *Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017*.

S. Resch, and U R. Karpuzcu. "Quantum Computing: An Overview Across the System Stack." *arXiv preprint arXiv:1905.07240* (2019).

A.D. Córcoles et. al. "Challenges and Opportunities of Near-Term Quantum Computing Systems." *arXiv preprint arXiv:1910.02894* (2019).







Transform the circuit to satisfy the target quantum processor constraints

#qubits definition qubits 7

Schedule operations to exploit parallelism



r photonics

lm.2

Quantum &

Computer

Engineering

QuTech

11111



Hardware constraints

- Elementary gate set: Single-qubit rotations and CZ
- Limited connectivity (topology): Nearest-neighbor interaction on 2D architectures
- Classical control: Control electronics are shared among qubits, e.g. three frequencies (red, pink, blue, green) are used for single-qubit gates in Surface-17





The mapping problem is NP-complete constrained optimization problem

Main approach

- To use heuristic search to build the circuit to respect the constraints. The circuit is rebuilt step-by-step. Requires an initial placement of qubits.
 - Satisfiability modulo theory (STM) solvers
 - Greedy randomized search and genetic algorithms

Alternative AI approaches

- Use temporal (AI) planners aided by constraint programming
- Reinforcement learning for qubit routing

Cost function:

- Number of gates e.g. SWAP gates
- Circuit depth
- Success rate of the algorithm







Machine	Qubits	2Q Gates	Coherence Time (us)	1Q Error (%)	2Q Error (%)	RO Error (%)	Qubit Topology
IBM Q5 Tenerife	5	6	40	0.2	4.76	6.21	X
IBM Q14 Melbourne	14	18	30	1.19	7.95	9.09	
IBM Q16 Rüschlikon	16	22	40	0.22	7.14	4.15	
Rigetti Agave	4	3	15	3.68	10.8	16.37	••••
Rigetti Aspen1	16	18	20	3.43	8.92	5.56	•••••
Rigetti Aspen3	16	18	20	3.79	5.37	6.65	*•• * •• *
UMD Trapped Ion (UMDTI)	5	10	1.5 x 10 ⁶	0.2	1.00	0.6	

P. Murali, et al. "Full-Stack, Real-System Quantum Computer Studies: Architectural Comparisons and Design Insights." *arXiv preprint arXiv:1905.11349* (2019).









tum.2

for

Quantum &

Computer

Ingineering

QuTech

1111

ŤUDelft





R. Versluis,, et al. "Scalable quantum circuit and control for a superconducting surface code." *PARA*. 2017.



Surface-17 QuTech-Intel



R. Li, et al. "A crossbar network for silicon quantum dot qubits." *Science advances* ,2018.

L. Lao, et al. "Mapping of quantum circuits onto NISQ superconducting processors." *arXiv preprint arXiv:1908.04226*(2019).





Summary

- Optimal mapping strategies depend on both algorithm characteristics and quantum processor constraints
- Technology- specific compiler or general-purpose compiler
- Metrics and cost functions need further research
- So far, bottom-up approach (most of the works focus on superconducting qubits and IBM chips)







Structured DES methodologies for quantum computing architectures: a full-stack vertical co-design framework

Bottom-up approach: Machine-specific SW for NISQ HW Top-down approach: Application-specific SW for NISQ HW

Towards full-stack design space exploration: Top-down and bottom-up

- Optimise for a specific technology and application
- Provide HW design guidelines
- Scalability analysis
- Benchmark quantum systems against different quantum technologies



 Define complete and representative set of benchmarks and overall performance metrics







Benchmarking full-stack quantum computing systems



D. Mills et al., "Application-Motivated, Holistic Benchmarking of a Full Quantum Computing Stack," *arXiv preprint arXiv:2006.01273*, 2020.







Scalable Distributed (Modular) Architectures



L. Vandersypen et al., "Interfacing spin qubits in quantum dots and donors—hot, dense, and coherent," npj Quantum Information, 2017.







Scalable Quantum Distributed Architectures: Computation and Communication stacks



S. Rodrigo, S. Abadal, C.G. Almudever and E. Alarcón, "Will Quantum Computers Scale Without Inter-Chip Comms? A Structured Design Exploration to the Monolithic vs Distributed Architectures Quest", in progress (check arxiv soon).







A Quantum Computer Architecture Perspective: Executing Quantum Applications on Real Quantum Processors

Thank you!

RITphotonics for Quantum.2 July 6, 2020







